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Abstract
The pixel detector is the innermost tracking device of the CMS experiment at the LHC. It is built from two
independent sub devices, the pixel barrel and the end disks. The barrel consists of three concentric layers around
the beam pipe with mean radii of 4.4, 7.3 and 10.2 cm. There are two end disks on each side of the interaction
point at ±34.5 cm and ±46.5 cm
This article gives an overview of the pixel barrel detector, its mechanical support structure, electronics compo-
nents, services and its expected performance.
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1. Introduction
Tracking and vertexing in a high multiplicity
environment such as the LHC is a challenging task.
In order to get a good secondary vertex resolution,
one needs measurements as close to the interaction
point as possible. To have acceptably low occupan-
cies one needs a very fine segmented detector. The
CMS experiment uses a hybrid pixel detector with
100× 150µm2 pixel size. The barrel part has three
layers at mean radii of 4.4, 7.3 and 10.2 cm. In the
innermost layer the occupancy reaches 6 · 10−4 at
the full LHC luminosity of 1034s−1cm−2.
The main purpose of the pixel detector is the re-
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construction of secondary vertices (mainly for b
and τ physics) and the generation of track seeds
for the reconstruction in the full tracker. Also
tracks reconstructed with the pixel detector alone
is the only available tracking information at the
first stage of the higher level trigger (HLT). Here
speed is more important than accuracy or effi-
ciency. As pointed out in [2], pixel-only tracks can
be reconstructed in less than 20ms (110ms) per
event for regional (global) track finder. The pT
resolution is σ(pT )
pT
= 0.055 + 0.017 · pT [GeV/c]
and the impact parameter can be measured with
σ(IP ) = 80µm for pT > 7GeV/c rising to 90µm
for pT = 4 GeV/c. The component of the ver-
tex position along the beam line is measured at
the HLT. The resolution depends on the physics
channel (number and momentum of tracks) and is
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Fig. 1. Drawing of half of the barrel support structure (right) and detailed view of the geometric layout (left)
typically / 50µm with an efficiency of > 94%.
2. Mechanical structure
The smallest independent unit of the barrel sup-
port structure is a half-shell. It is made out of
53cm long and 0.25 mm thin carbon fiber ladders
glued to aluminum cooling pipes with 0.3 mm wall
thickness. To reach full spatial coverage ladders are
mounted with overlap on alternating sides of the
cooling tubes. This is shown in figure 1 on the left.
Since the ladders are not tilted, charge sharing is
enhanced between pixels due to Lorentz drift in the
4T magnetic field and hence the spatial resolution
through analog signal interpolation is increased.
Eight modules are screwed onto each ladder using
thermal grease to improve the heat transfer from
the electronics components to the cooling tubes.
This allows an easy removal of the mounted mod-
ules.
Three half-shells are mounted together at the end
flange building up half of the barrel detector. The
left and right half barrels are mechanically sep-
arated. A six layer PCB is mounted on the end
flange. It distributes power and signals to the indi-
vidual modules. The PCB is equipped with LCDS
(Low Current Differential Signal) driver chips and
is otherwise passive. About 10cm long cables and
cooling tubes connect the barrel support structure
to the service half-cylinders. A sketch of the later
is shown in figure 2.
Fig. 2. Drawing of a supply tube half-cylinder. The elec-
tronics components are described in section 4
3. Modules
The barrel layers are made out of two types of
sensor modules. Each layer has 32 half modules at
the edges of the half-shells and 128, 224 and 320 full
modules for the three layers respectively. A sketch
of a module is shown in figure 3. 16 (8) readout
chips (ROCs) are bump bonded to the full (half)
sensors. A dedicated In bump bonding process has
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Fig. 3. Drawing of a full barrel module
been developed at PSI [3] and the whole produc-
tion is done in house. A three layer flexible high
density interconnect (HDI) is glued on top of the
sensor and wire bonded to the ROCs and to the to-
ken bit manager chip (TBM) [7]. It is then glued to
Si-Nitride base stripes which give mechanical sta-
bility and reduces stress to the bump bonds due to
an excellent CTE match to Si. Details about the
module assembly are described in these proceed-
ings ([4]).
3.1. Sensor
The active area of a full (half) module sensor
is 64.8×10.6 mm2 (64.8× 5.3mm2). It is a double
sided processed ”n+ on n” design. This is a pixe-
lated high dose n implantation in a lightly n-doped
bulk material. The backside is p-doped forming the
pn junction. The inter-pixel isolation is done with
a moderated p-spray technique. There are mainly
two reasons for this choice: (i) after irradiation,
the bulk material will be type inverted. Depletion
will then begin at the structured n-side, allowing
the device to be operated in a partially depleted
mode and thus at a lower bias voltage. (ii) A multi-
ple guard ring structure on the p-side controls the
voltage drop from the large negative bias voltage
towards the sensor edge and allows to put all sen-
sor edges to ground potential. This enables a safe
operation at very high bias voltages up to 600V.
3.2. Readout chip
The readout chip (ROC) is fabricated in a com-
mercial 0.25µm 5 metal layer CMOS process. It’s
main purposes are
– amplification and buffering of the charge signal
from the sensor
– zero suppression in the pixel unit cell. Only sig-
nals above a certain threshold will be read out.
This threshold can be adjusted individually for
each pixel by means of four trim bits. The trim
bits have capacitive protection against single
event upset (SEU), which have shown to reduce
SEU by 2 orders of magnitude [5]. A typical
threshold dispersion after trimming at T=-10◦C
is 90 electron equivalents with a noise of 170
electrons.
– level 1 trigger verification. Hit information with-
out a corresponding L1 trigger are abandoned.
– sending hit information and configuration data
out to the TBM chip
– adjusting various voltage levels and offsets in or-
der to compensate for chip-to-chip variations in
the CMOS device parameters
The ROC has 6 on chip voltage regulators. This
makes it possible to operate the detector without
voltage regulator boards inside the CMS tracker
volume, improves AC power rejection and strongly
reduces intermodule cross-talk. More details about
the ROC can be found in [5].
3.3. Module readout
The module is readout in a daisy chained
scheme. It is controlled by the token bit manager
(TBM) chip. For each level 1 trigger the TBM
generates a token bit which controls 8 or 16 ROCs.
One ROC at a time sends its hit information
through a LVDS (low voltage differential signal)
to the TBM chip where they are amplified and
converted into a LCDS (low current differential
signal). The later has been chosen because of its
low voltage swing, in order to reduce cross-talk on
the kapton signal cable to the supply tube.
There is one analog readout link running at 40MHz
for each half module and each full module in the
outermost layer and 2 such links for each full
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Fig. 4. Schematic view of the signal flow for the barrel pixel detector
module in the two inner layers. In order to reduce
readout time, the pixel address is sent in a digi-
tal coded analog signal, i.e. there exist 6 discrete
address levels. The amplified sensor signal is sent
purely analog. Each hit pixel needs 6 clock cycles
or 150ns to be read out. The address level separa-
tion has been measured with the entire system and
was found to be >30 times the RMS of the level
width. Thus, reliable address decoding is ensured.
4. Detector control and readout
Figure 4 shows a simplified diagram of the sig-
nal flow for the barrel pixel detector. The signal
path in the middle shows the fast detector control
link. The pixel front end controller (pFEC) sends
a clock signal with encoded fast control signals (L1
trigger, reset, internal calibration and resynchro-
nization signal) to the detector. The pFEC also
downloads configuration data at run start and if
necessary during runs via the industrial I2C pro-
tocol, modified to run at a higher clock rate of
40MHz. All connections between service tube and
counting room are optical links. The DOH (digital
opto hybrid) does the conversion between optical
and electrical signals. A PLL chip regenerates the
fast signals and restores the clock. A delay chip can
adjust the phase for each signal separately. The
GateKeeper chip blocks idle signals needed for au-
tomatic gain adjustment of the optical links from
being transmitted to the module. Finally there is
a LVDS to LCDS level converter chip on the end
flange print.
The path on the right shows the readout part. The
TBM drives the analog signal all the way to the
service tube. A level translator chip (ALT) gen-
erates signal levels acceptable to the laser driver
chips of the analog optical link. Driver and optical
transmitter are located on the analog opto hybrid
(AOH). The signal is received in the counting room
by a VME front end driver unit (pxFED) [8]. It
converts back to electrical signals, does a baseline
correction, determines all pixel addresses and dig-
itizes the analog pulse height. It then passes this
information to the CMS DAQ system.
Some of these components need to be programmed.
This happens through a dedicated digital link via
a standard I2C protocol. The boxes in gray show
pixel specific full custom auxiliary ASICs devel-
oped at PSI.
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Fig. 5. Measured efficiency in a pion beam at PSI as a
function of particle fluence for two different trigger rates.
For comparison simulation results are shown (triangles).
5. Performance
Barrel modules have been tested in a high rate
300 MeV/c pion beam at PSI. Figure 5 shows the
detection efficiency as a function of particle fluence
for trigger rates of 10 and 100kHz. Three different
methods have been used. For low trigger rates ef-
ficiencies are shown for tracks reconstructed with
a beam telescope or using small scintillators only.
The third method measures the efficiency for inter-
nal calibration signals which are superimposed on
top of the beam induced data traffic. For compari-
son, triangles show the efficiencies as expected from
simulations. At high trigger rates the data losses
are dominated by readout related dead times. The
agreement between data and simulation is excel-
lent here. For low trigger rates the measurement
shows ≈ 0.5% higher inefficiency than expected
from simulations. This can be understood by radi-
ation damage of the sensor under test.
Resolution studies have been made in [9]. Using
pion beam test data together with simulations, one
expects a resolution in rΦ between 10 and 20 µm
for sensors irradiated up to 6.7·1014neq/cm
2, which
corresponds to the first 4 years of operation in the
innermost layer. The z resolution depends on the
azimuthal angle Θ and only weakly on the irradi-
ation dose. For Θ < 60◦ the resolution is < 20µm,
increasing to 40 µm at Θ = 90◦.
6. Conclusion and outlook
An overview of the CMS barrel pixel detector
has been given. The design is finalized and all sys-
tem components have been tested extensively. The
device is still in the construction phase and will
be delivered to CMS in summer 2007. First proton
collisions are expected by the end of 2007 at the
injection energy of 450GeV per beam and at the
full energy of 7TeV in spring 2008.
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